Skip to content

Latest commit

 

History

History
16 lines (11 loc) · 477 Bytes

File metadata and controls

16 lines (11 loc) · 477 Bytes

Icon

GHDL Extension

Use in Testbench

  1. Install Extension
  2. Select GHDL in your Testbench
  3. Press Run

Use as Precompile Step to convert VHDL to Verilog

Simply select the yosys toolchain, and the VHDL code will be automatically recognised and GHDL will be used. However, this only works with the trial version of OneWare Studio. It requires OneWare Studio version 1.0.14 or later.