CPU This is a simple CISC architecture This is being completely redone and is now a RISC-V implementation