ProjetoCPU.tan.summary

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 17.357 ns
From           : Controle:inst4|ALUSrcA[1]
To             : S[30]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 72.20 MHz ( period = 13.850 ns )
From           : LS:inst14|LSOut[10]
To             : Banco_reg:Reg_Control|Reg27[10]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : Registrador:B_Control|Saida[0]
To             : SS:inst15|toWriteData[0]
From Clock     : clk
To Clock       : clk
Failed Paths   : 187

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 187

--------------------------------------------------------------------------------------