What is the microarchitecture of the floating point adder and multiplier?
What is the microarchitecture of the floating point adder and multiplier?