exclude file types

[rpatel3001]

allow skipping verilog or vhdl to allow using single language simulators. this can be handy for reducing license usage by using open source/lower cost simulators for unit tests even in mixed language designs.