Skip to content

Latest commit

 

History

History
6 lines (4 loc) · 160 Bytes

File metadata and controls

6 lines (4 loc) · 160 Bytes

DVI CONTROLLER

A project to learn more about SystemVerilog and the DVI protocol

Platform: I syntesize and run on a Digilent Nexsys 4 with Xilinx Kintex 7 FPGA