soc-workshop/boot.script at master · dwesterg/soc-workshop · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
echo ---Defaulting soc_board_name so saved value is not used---
env default soc_board_name

if test ${soc_board_name} = ATLAS_SOC_GHRD; then
echo ---Booting ATLAS SOC GHRD---
echo ---Programming FPGA---
fatload mmc 0:1 $fpgadata ATLAS_SOC_GHRD/output_files/ATLAS_SOC_GHRD.rbf;
fpga load 0 $fpgadata $filesize;

echo ---Setting Env variables---
set fdtimage ATLAS_SOC_GHRD/soc_system.dtb;
setenv bootimage zImage

echo ---Booting Linux---
run bridge_enable_handoff;
run mmcload;
run mmcboot;

fi

setenv fpga_do_config 1
if test ${soc_board_name} = MACNICA_HELIO_12; then
setenv fpga_do_config 0
fi
if test ${soc_board_name} = MACNICA_HELIO_13; then
setenv fpga_do_config 0
fi
if test ${soc_board_name} = MACNICA_HELIO_14; then
setenv fpga_do_config 0
fi

if test ${fpga_do_config} = 1; then
echo ---Programming FPGA---
fatload mmc 0:1 $fpgadata ${soc_board_name}/output_files/${soc_board_name}.rbf;
fpga load 0 $fpgadata $filesize;
else
echo ---FPGA Programming not supported on $soc_workshop_revision---
fi

if test ${soc_board_name} = CRITICALLINK_MITYSOM_DEVKIT; then
echo ---Enabling MitySOM USB and Ethernet Interfaces---
echo ---USB---
gpio set 0;
gpio clear 9;
gpio set 9
echo ---Ethernet---
gpio clear 28
gpio set 28
sleep 1
fi

echo ---Setting Env variables---
setenv fdtimage ${soc_board_name}/soc_system.dtb;

setenv bootimage zImage.socfpga-4.1-ltsi

setenv mmcroot /dev/ram;
setenv mmcload '${mmcloadcmd} mmc 0:${mmcloadpart} ${loadaddr} ${bootimage}; ${mmcloadcmd} mmc 0:${mmcloadpart} ${fdtaddr} ${fdtimage}';
setenv mmcboot 'setenv bootargs console=ttyS0,115200 root=${mmcroot} rw rootwait; bootz ${loadaddr} - ${fdtaddr}';

echo ---Booting Linux---
run bridge_enable_handoff;
setenv chipid_addr 0xFF210000;
chipid2mac;
run mmcload;
run mmcboot;