Skip to content

Latest commit

 

History

History
5 lines (3 loc) · 236 Bytes

File metadata and controls

5 lines (3 loc) · 236 Bytes

Simple 4-bit Processor

This is a simple 4 bit processor simulation for learning purposes, most parts of the codebase is self-explanatory :)

The HDL is compiled using icarus verilog iverilog compiler and simulation using gtkwave