-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathDecodeOP.cc
More file actions
330 lines (284 loc) · 6.47 KB
/
DecodeOP.cc
File metadata and controls
330 lines (284 loc) · 6.47 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
#include "Registers.h"
#include "bus.h"
#include "fetch.h"
extern Registers Reg;
extern Memory Mem;
extern DataBus DBus;
extern ArithematicLogic ALU;
extern int SC;
extern bool Halt;
class DecodeExec
{
unsigned int I:1;
struct Dec
{
unsigned int Data:8;
Dec():Data(0) {}} Dx;
unsigned int address:12;
public:
DecodeExec():I(0),Dx(),address(0)
{
}
void QueryIR()
{
I =0;
Dx.Data=0;
address=0;
DBus.RWfromlocation(PC);
Reg.Ar.ld =true; // AR <- PC
DBus.RWfromlocation(AR);
Mem.read=true;
DBus.RWfromlocation(MEMORY);
Reg.Ir.ld= true; // IR <- M[AR]
DBus.RWfromlocation(IR);
Reg.Pc.inc(); //pc <- pc +1
address = Reg.Ir.Data&0x0FFF; //
Reg.Ar.Data = address; // ar <- ir(11-0)
// while (SC <2) {}
I=(Reg.Ir.Data>>15);
switch((Reg.Ir.Data&0x7000)>>12) // DECODE D0 D7
{
case 0:
Dx.Data |=D0;
break;
case 1:
Dx.Data |=D1;
break;
case 2:
Dx.Data |=D2;
break;
case 3:
Dx.Data |=D3;
break;
case 4:
Dx.Data |=D4;
break;
case 5:
Dx.Data |=D5;
break;
case 6:
Dx.Data |=D6;
break;
case 7:
Dx.Data |=D7;
break;
}
}
void ResolveOPC()
{
//First Determine Type of Opcode
switch(Dx.Data>>7) // D7 ? 0 :1
{
case 1:
switch(I)
{
case 1:
ExecuteIO();
break;
case 0:
ExecuteRR();
break;
}
break;
case 0://memory reference
switch(I)
{
case 0:
/* while(SC <4)
{
//do nothing and wait
}
*/
ExecuteMR();
break;
case 1:
/* while(SC <3)
{
//do nothing and wait
}
*/
Mem.read=true;
DBus.RWfromlocation(MEMORY);
ExecuteMR(); // ar = m[ar]
Reg.Ar.ld=true;
DBus.RWfromlocation(AR);
ExecuteMR();
break;
}
break;
}
}
void ExecuteMR()
{
switch(Dx.Data)
{ // SEE RTL TABLE FOR Mem REF
case D0:
Mem.read=true;
DBus.RWfromlocation(MEMORY);
Reg.Dr.ld =true;
DBus.RWfromlocation(DR);
ALU.AND();
break;
case D1:
Mem.read=true;
DBus.RWfromlocation(MEMORY);
Reg.Dr.ld =true;
DBus.RWfromlocation(DR);
ALU.ADD();
break;
case D2:
Mem.read=true;
DBus.RWfromlocation(MEMORY);
Reg.Dr.ld =true;
DBus.RWfromlocation(DR);
ALU.LDA();
break;
case D3:
DBus.RWfromlocation(AC);
Mem.write=true;
DBus.RWfromlocation(MEMORY);
break;
case D4:
DBus.RWfromlocation(AR);
Reg.Pc.ld= true;
DBus.RWfromlocation(PC);
break;
case D5:
DBus.RWfromlocation(PC);
Mem.write=true;
DBus.RWfromlocation(MEMORY);
DBus.RWfromlocation(AR);
Reg.Pc.ld = true;
Reg.Pc.inc();
break;
case D6:
Mem.read = true;
DBus.RWfromlocation(MEMORY);
Reg.Dr.ld =true;
DBus.RWfromlocation(DR);
Reg.Dr.inc();
if (Reg.Dr.Data == 0 )
{
Reg.Pc.inc();
}
Mem.write= true;
DBus.RWfromlocation(MEMORY);
break;
}
}
void ExecuteRR()
{
switch(address)
{// SEE RTL TABLE FOR REG REF
case B11:
Reg.Ac.clr();
break;
case B10:
Reg.E =0;
break;
case B9:
#ifdef DEBUG
cout<<"Debug :: AC"<<Reg.Ac.Data<<endl;
#endif
ALU.NOT();
#ifdef DEBUG
cout<<"Debug :: AC"<<Reg.Ac.Data<<endl;
#endif
break;
case B8:
Reg.E =!Reg.E;
break;
case B7:
DBus.RWfromlocation(AC);
Reg.Tr.ld=true;
DBus.RWfromlocation(TR);
Reg.Ac.Data = Reg.Ac.Data>>1;
Reg.Ac.Data |= Reg.E ==0 ? 0x0:0x8000;
Reg.E= (Reg.Tr.Data)<<15;
break;
case B6:
DBus.RWfromlocation(AC);
Reg.Tr.ld=true;
DBus.RWfromlocation(TR);
Reg.Ac.Data = Reg.Ac.Data<<1;
Reg.Ac.Data |= Reg.E ==0 ? 0x0:0x1;
Reg.E= (Reg.Tr.Data)>>15;
break;
case B5:
if (Reg.Ac.Data == 65535)
{
Reg.E=1- Reg.E;
//cout<<"FF E toggled";
}
Reg.Ac.inc();
break;
case B4:
if ((Reg.Ac.Data>>15)==0)
Reg.Pc.inc();
break;
case B3:
if ((Reg.Ac.Data>>15)==1)
Reg.Pc.inc();
break;
case B2:
if(Reg.Ac.Data == 0)
Reg.Pc.inc();
break;
case B1:
if (Reg.E == 0)
Reg.Pc.inc();
break;
case B0:
Reg.S =1;
////err how do i shut it down
std::cout<<"\nDEBUG :: Termiated";
break;
}
}
void ExecuteIO()
{
switch(address)
{ // SEE RTL TABLE FOR I/o //Loose Implementation
case B11:
if (Reg.IEN ==1 )
{
char x;
//#ifdef INPE
std::cin.get(x);
//#endif
std::cin.get();
Reg.Inpr = x;
ALU.INP();
}
break;
case B10:
if (Reg.IEN ==1 )
{
DBus.RWfromlocation(AC);
Reg.Outr.ld =true;
DBus.RWfromlocation(OUTR);
char a= (char)( Reg.Outr.Data);
// #ifdef INPE
// cout<<"Outputting"<<Reg.Ac.Data<<endl;
std::cout<<a;
//#endif
Reg.FGO=0;
}
break;
case B9:
if ( Reg.FGI == 1)
Reg.Pc.inc();
break;
case B8:
if ( Reg.FGO == 1)
Reg.Pc.inc();
break;
case B7:
Reg.IEN = 1;
break;
case B6:
Reg.IEN = 0;
break;
}
}
};