Omega3/ChipregGate.cpp at main · h5n1xp/Omega3 · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
//
//  ChipregGate.cpp
//  SDL3Test
//
//  Created by Matt Parsons on 13/03/2026.
//

#include "ChipregGate.hpp"


void ChipregGate::Init(Chipset* chip){
    chipset = chip;
}

uint32_t ChipregGate::Read8(uint32_t address){
    int reg = (address & 0x1FF) >> 1;


    if(address & 0x1){
        return chipset->Registers[reg](false,0) & 0xFF;
    }else{
        return chipset->Registers[reg](false,0) >> 8;
    }

}
uint32_t ChipregGate::Read16(uint32_t address){
    int reg = (address & 0x1FF) >> 1;


    return chipset->Registers[reg](false,0);
}
uint32_t ChipregGate::Read32(uint32_t address){
    int reg = (address & 0x1FF) >> 1;


    return (chipset->Registers[reg](false,0) << 16) | chipset->Registers[reg + 1](false,0);
}

void ChipregGate::Write8(uint32_t address, uint32_t value){
    int reg = (address & 0x1FF) >> 1;


    if(address & 0x1){
        uint16_t temp = chipset->Registers[reg](false,0);
        temp = (temp & 0xFF00) | value;
        chipset->Registers[reg](true, temp);
    }else{
        uint16_t temp = chipset->Registers[reg](false,0);
        temp = (temp & 0xFF) | (value << 8);
        chipset->Registers[reg](true, temp);
    }
}
void ChipregGate::Write16(uint32_t address, uint32_t value){
    int reg = (address & 0x1FF) >> 1;


    chipset->Registers[reg](true,value);
}
void ChipregGate::Write32(uint32_t address, uint32_t value){
    int reg = (address & 0x1FF) >> 1;


    chipset->Registers[reg](true, value >> 16);
    chipset->Registers[reg + 1](true, value);
}