cpu/isa.h at master · kevinms/cpu · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
#ifndef __ISA_H
#define __ISA_H

//NOTICE:
// This file is parsed by the assembler so be careful.

// Little endian

// Registers
// r0 to r7  General Purpose
// pc        Proram Counter
// flags     Special Flags
// p0 to p3  Port Mapped I/O
// c0 to c4  64bit Hardware Counter

// flags Register
// nzvc----
#define FL_N 0b00000001 // Negative
#define FL_Z 0b00000010 // Zero
#define FL_V 0b00000100 // Overflow
#define FL_C 0b00001000 // Carry

// Addressing Modes
#define MODE_OPERAND 0b00000001
#define OPR_IMM      0b0 // Immediate Value
#define OPR_REG      0b1 // Register Direct

#define MODE_ADDRESS 0b00000010
#define ADDR_REL     0b00 // Base + Offset
#define ADDR_ABS     0b10 // Offset

// Instruction Op Codes
#define nop  0b00000000

// r - register
// c - constant
// @ - absolute addresing
// varopt determines which operand supports immediate mode (c)

//      inst opcode    varopt dest   lhs   rhs
#define add  0b00000001 // 2  d[r]   l[r]  r[r,c]
#define sub  0b00000010 // 2  d[r]   l[r]  r[r,c]
#define adc  0b00000011 // 2  d[r]   l[r]  r[r,c]
#define sbc  0b00000100 // 2  d[r]   l[r]  r[r,c]
#define mul  0b00000101 // 2  d[r]   l[r]  r[r,c]
#define div  0b00000110 // 2  d[r]   l[r]  r[r,c]

#define ldw  0b00000111 // 1  d[r]   src[@,r,c]
#define ldb  0b00001000 // 1  d[r]   src[@,r,c]
#define stw  0b00001001 // 1  d[@,r] src[r,c]
#define stb  0b00001010 // 1  d[@,r] src[r,c]

#define mov  0b00001011 // 1  d[r]   src[r,c]

#define and  0b00001100 // 2  d[r]   l[r]  r[r,c]
#define or   0b00001101 // 2  d[r]   l[r]  r[r,c]
#define xor  0b00001110 // 2  d[r]   l[r]  r[r,c]
#define nor  0b00001111 // 2  d[r]   l[r]  r[r,c]
#define lsl  0b00010000 // 2  d[r]   l[r]  r[r,c]
#define lsr  0b00010001 // 2  d[r]   l[r]  r[r,c]

// Jump / conditional branches
#define cmp  0b00010010 // 1  d[r] src[r,c]
#define jmp  0b00010011 // 0  d[@,r,c]
#define jz   0b00010100 // 0  d[@,r,c]
#define jnz  0b00010101 // 0  d[@,r,c]
#define jl   0b00010110 // 0  d[@,r,c]
#define jge  0b00010111 // 0  d[@,r,c]

#define in   0b00011001
#define out  0b00011010

#define die  0b11111111
// End Instruction Op Codes

#endif /* __ISA_H */