Out-of-order CPU model for the RISC-V Vector extension

[soniab]

Hi,

Can I use the Out-of-order CPU model for the RISC-V Vector extension with this Gem5 simulator?

Regards,
Sonia

[hyh5676]

Hi, do you try the deployment? How does it work? Thank you