The current memory island does not support atomic operations or LR/SC, but this would be useful for many SoC designs. Special consideration will need to be taken to ensure consistency across all ports. Arguably, this will only need to be supported on narrow channels, as the idea for wide channels is mostly for massive data transfer, but this is debatable. Furthermore, reservations will need to be invalidated by all writes, regardless of narrow or wide.
Some inspiration can be taken from OBI and the safety island converters.
The current memory island does not support atomic operations or LR/SC, but this would be useful for many SoC designs. Special consideration will need to be taken to ensure consistency across all ports. Arguably, this will only need to be supported on narrow channels, as the idea for wide channels is mostly for massive data transfer, but this is debatable. Furthermore, reservations will need to be invalidated by all writes, regardless of narrow or wide.
Some inspiration can be taken from OBI and the safety island converters.