-
Notifications
You must be signed in to change notification settings - Fork 11
Expand file tree
/
Copy pathssdconfig.xml
More file actions
70 lines (70 loc) · 3.69 KB
/
ssdconfig.xml
File metadata and controls
70 lines (70 loc) · 3.69 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
<?xml version="1.0" encoding="us-ascii"?>
<Execution_Parameter_Set>
<Host_Parameter_Set>
<PCIe_Lane_Bandwidth>1.00000</PCIe_Lane_Bandwidth>
<PCIe_Lane_Count>4</PCIe_Lane_Count>
<SATA_Processing_Delay>400000</SATA_Processing_Delay>
<Enable_ResponseTime_Logging>false</Enable_ResponseTime_Logging>
<ResponseTime_Logging_Period_Length>1000000</ResponseTime_Logging_Period_Length>
</Host_Parameter_Set>
<Device_Parameter_Set>
<Seed>321</Seed>
<Enabled_Preconditioning>false</Enabled_Preconditioning> <!-- preconditioning is not yet updated -->
<Memory_Type>FLASH</Memory_Type>
<HostInterface_Type>NVME</HostInterface_Type>
<IO_Queue_Depth>65535</IO_Queue_Depth>
<Queue_Fetch_Size>512</Queue_Fetch_Size>
<Caching_Mechanism>ADVANCED</Caching_Mechanism>
<Data_Cache_Sharing_Mode>SHARED</Data_Cache_Sharing_Mode>
<Data_Cache_Capacity>16777216</Data_Cache_Capacity>
<Data_Cache_DRAM_Row_Size>8192</Data_Cache_DRAM_Row_Size>
<Data_Cache_DRAM_Data_Rate>1600</Data_Cache_DRAM_Data_Rate>
<Data_Cache_DRAM_Data_Busrt_Size>1</Data_Cache_DRAM_Data_Busrt_Size>
<Data_Cache_DRAM_tRCD>13</Data_Cache_DRAM_tRCD>
<Data_Cache_DRAM_tCL>13</Data_Cache_DRAM_tCL>
<Data_Cache_DRAM_tRP>13</Data_Cache_DRAM_tRP>
<Address_Mapping>PAGE_LEVEL</Address_Mapping>
<Ideal_Mapping_Table>true</Ideal_Mapping_Table>
<CMT_Capacity>268435456</CMT_Capacity>
<CMT_Sharing_Mode>SHARED</CMT_Sharing_Mode>
<Plane_Allocation_Scheme>PCWD</Plane_Allocation_Scheme>
<Transaction_Scheduling_Policy>OUT_OF_ORDER</Transaction_Scheduling_Policy>
<Overprovisioning_Ratio>0.127</Overprovisioning_Ratio>
<GC_Exec_Threshold>0.01000</GC_Exec_Threshold>
<GC_Block_Selection_Policy>GREEDY</GC_Block_Selection_Policy>
<Use_Copyback_for_GC>false</Use_Copyback_for_GC>
<Preemptible_GC_Enabled>true</Preemptible_GC_Enabled>
<GC_Hard_Threshold>0.001000</GC_Hard_Threshold> <!--0.005-->
<Dynamic_Wearleveling_Enabled>false</Dynamic_Wearleveling_Enabled>
<Static_Wearleveling_Enabled>false</Static_Wearleveling_Enabled>
<Static_Wearleveling_Threshold>200</Static_Wearleveling_Threshold>
<Preferred_suspend_erase_time_for_read>100000</Preferred_suspend_erase_time_for_read>
<Preferred_suspend_erase_time_for_write>10000</Preferred_suspend_erase_time_for_write>
<Preferred_suspend_write_time_for_read>20000</Preferred_suspend_write_time_for_read>
<Flash_Channel_Count>8</Flash_Channel_Count>
<Flash_Channel_Width>1</Flash_Channel_Width>
<Channel_Transfer_Rate>1200</Channel_Transfer_Rate>
<Chip_No_Per_Channel>8</Chip_No_Per_Channel>
<Flash_Comm_Protocol>NVDDR2</Flash_Comm_Protocol>
<Flash_Parameter_Set>
<Flash_Technology>SLC</Flash_Technology>
<CMD_Suspension_Support>ERASE</CMD_Suspension_Support>
<Page_Read_Latency_LSB>3000</Page_Read_Latency_LSB>
<Page_Read_Latency_CSB>3000</Page_Read_Latency_CSB>
<Page_Read_Latency_MSB>3000</Page_Read_Latency_MSB>
<Page_Program_Latency_LSB>100000</Page_Program_Latency_LSB>
<Page_Program_Latency_CSB>100000</Page_Program_Latency_CSB>
<Page_Program_Latency_MSB>100000</Page_Program_Latency_MSB>
<Block_Erase_Latency>1000000</Block_Erase_Latency>
<Block_PE_Cycles_Limit>10000</Block_PE_Cycles_Limit>
<Suspend_Erase_Time>100000</Suspend_Erase_Time>
<Suspend_Program_Time>20000</Suspend_Program_Time>
<Die_No_Per_Chip>1</Die_No_Per_Chip>
<Plane_No_Per_Die>4</Plane_No_Per_Die>
<Block_No_Per_Plane>32</Block_No_Per_Plane>
<Page_No_Per_Block>512</Page_No_Per_Block>
<Page_Capacity>16384</Page_Capacity>
<Page_Metadat_Capacity>448</Page_Metadat_Capacity>
</Flash_Parameter_Set>
</Device_Parameter_Set>
</Execution_Parameter_Set>