Skip to content

Commit 10feb66

Browse files
marc-hbkv2019i
authored andcommitted
xtensa-build-zephyr.py: remove IPC3/IPC4 "cavs" switch
Rename: - tgl-cavs.toml to tgl.toml - tgl-h-cavs.toml to tgl-h.toml Remove the IPC3/IPC4 switch added by commit 6f71808 ("xtensa-build-zephyr.py: add ipc4 build support for tgl") This brings back consistency which is required for the .toml split (#8490) Signed-off-by: Marc Herbert <marc.herbert@intel.com> (cherry picked from commit ded019b)
1 parent 31217bf commit 10feb66

3 files changed

Lines changed: 1 addition & 7 deletions

File tree

scripts/xtensa-build-zephyr.py

Lines changed: 1 addition & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -82,7 +82,6 @@ class PlatformConfig:
8282
XTENSA_CORE: str
8383
DEFAULT_TOOLCHAIN_VARIANT: str = "xt-clang"
8484
RIMAGE_KEY: pathlib.Path = pathlib.Path(SOF_TOP, "keys", "otc_private_key_3k.pem")
85-
IPC4_RIMAGE_DESC: str = None
8685
IPC4_CONFIG_OVERLAY: str = "ipc4_overlay.conf"
8786
aliases: list = dataclasses.field(default_factory=list)
8887

@@ -94,15 +93,13 @@ class PlatformConfig:
9493
f"RG-2017.8{xtensa_tools_version_postfix}",
9594
"cavs2x_LX6HiFi3_2017_8",
9695
"xcc",
97-
IPC4_RIMAGE_DESC = "tgl-cavs.toml",
9896
aliases = ['adl', 'ehl']
9997
),
10098
"tgl-h" : PlatformConfig(
10199
"tgl-h", "intel_adsp_cavs25_tgph",
102100
f"RG-2017.8{xtensa_tools_version_postfix}",
103101
"cavs2x_LX6HiFi3_2017_8",
104102
"xcc",
105-
IPC4_RIMAGE_DESC = "tgl-h-cavs.toml",
106103
aliases = ['adl-s']
107104
),
108105
"mtl" : PlatformConfig(
@@ -628,10 +625,7 @@ def rimage_options(platform_dict):
628625
# test_00_01_load_fw_and_check_version
629626
opts.append(("-b", "1"))
630627

631-
if platform_dict.get("IPC4_RIMAGE_DESC", None) is not None:
632-
rimage_desc = platform_dict["IPC4_RIMAGE_DESC"]
633-
else:
634-
rimage_desc = platform_dict["name"] + ".toml"
628+
rimage_desc = platform_dict["name"] + ".toml"
635629

636630
opts.append(("-c", str(RIMAGE_SOURCE_DIR / "config" / rimage_desc)))
637631

0 commit comments

Comments
 (0)