Skip to content

AveryLor/RISC-CPU

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

1 Commit
 
 
 
 
 
 
 
 

Repository files navigation

RISC CPU

A simple 32-bit CPU inspired by the RISC-V ISA.

Project is intended as a deep learning exercise to strenghten our knowledge of both digital logic and computer architecture.

About

Simple RISC based pipelined processor, SystemVerilog implementation

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Contributors