Skip to content

Update 6_final.v with PnR-produced netlist (includes output/clock buffers) #55

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
robtaylor merged 1 commit into from
Mar 4, 2026

Update MCU SoC test data from librelane rebuild

72be6ab
Select commit
Loading
Failed to load commit list.
Merged

Update 6_final.v with PnR-produced netlist (includes output/clock buffers) #55

Update MCU SoC test data from librelane rebuild
72be6ab
Select commit
Loading
Failed to load commit list.

Select a check to view from the sidebar