Skip to content
View Dinesh-Vardhan's full-sized avatar

Block or report Dinesh-Vardhan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. 16-bit-RISC-Processor 16-bit-RISC-Processor Public

    Custom 16-bit multi-cycle RISC processor using Verilog HDL

    Verilog

  2. Design-and-Synthesis-of-Majority-Logic-Gate-Based-MAC-Units Design-and-Synthesis-of-Majority-Logic-Gate-Based-MAC-Units Public

    Design and Synthesis of Majority Logic Gate Based MAC Units with FPGA and ASIC Evaluation

    Verilog

  3. FPGA-Based-Spiking-Neural-Network-MNIST FPGA-Based-Spiking-Neural-Network-MNIST Public

    FPGA-based Spiking Neural Network (SNN) accelerator for MNIST digit recognition using Verilog HDL, LIF neurons, STDP learning and Winner-Take-All competition.

    Verilog 1

  4. Sequence-Detector-Verilog Sequence-Detector-Verilog Public

    Sequence Detector using Moore and Mealy FSMs in Verilog HDL with overlapping and non-overlapping detection schemes.

    Verilog

  5. Traffic-Light-Controller-Verilog Traffic-Light-Controller-Verilog Public

    Traffic Light Controller for a Four-Way Intersection using Verilog HDL with vehicle detection and counter-based signal timing.

    Verilog

  6. Vending-Machine-Controller-Verilog Vending-Machine-Controller-Verilog Public

    FSM-based Vending Machine Controller using Verilog HDL with support for coin payments, online payments, change return, and product dispensing.

    Verilog