Skip to content

[FIX] Fix zero systolic array utilization during SDPA execution in TO…#220

Open
student-Jungmin wants to merge 1 commit intoPSAL-POSTECH:feat/deepseekfrom
student-Jungmin:feat/deepseek
Open

[FIX] Fix zero systolic array utilization during SDPA execution in TO…#220
student-Jungmin wants to merge 1 commit intoPSAL-POSTECH:feat/deepseekfrom
student-Jungmin:feat/deepseek

Conversation

@student-Jungmin
Copy link

@student-Jungmin student-Jungmin commented Mar 22, 2026

This PR resolves a critical issue where TOGSim simulation results for SDPA kernels incorrectly reported zero systolic array (SA) utilization.

The root cause was identified in the printOperation() function within mlir/test/lib/Analysis/TestTileOperationGraph.cpp (around line 183). In the previous implementation, the MLIR analysis pass failed to properly emit loop kind attributes for certain affine.for structures. Because the TOGSim TileGraphParser specifically looks for these attributes to determine how to traverse nested operations, the lack of an explicit loop type caused all sub-operations within those loops to be disregarded during the Tile Operation Graph (TOG) generation.

To fix this, I updated the mlir template to avoid this problem, aligning with the implementation in TOGSim/src/TileGraphParser.cc.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant