fix(pwm): implement CSR.DIVMODE — B-pin gated and edge-count modes#55
Merged
Conversation
The PWM slices always advanced at clk_sys/DIV, ignoring DIVMODE, and the B pins had no input path into the peripheral. CircuitPython's countio — which programs DIVMODE=rising-edge on a B pin — therefore counted clock cycles instead of edges (253M "edges" in 4 s of a 4 Hz square wave). IoBank0 now fans out pad-input transitions (OnInputChanged) and the machine routes odd GPIOs muxed to PWM (FUNCSEL 4) into their slice's SetBInput, which drives the gated (count while B high) and rising/falling edge-count modes. Free-running slices behave exactly as before. Verified: 5 new DIVMODE unit tests; suites 521/0 unit + 162/0 integration; E2E in-circuit CircuitPython countio on GP17 counts 16/16 rising edges of a 4 Hz rail. Claude-Session: https://claude.ai/code/session_01LzMZxpFZefZTzGPCfg2AHq
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Implements PWM
CSR.DIVMODE(B-pin gated and edge-count modes). Verified: unit 521/0. First stable BUSL release: 1.0.1.