OrgArc1_T1

Authors: Daniel Cavalheiro Lopes, Laura Thais Brasil Oliveira, Tomaz Corral Moreira VHDL Arithimetic Logic Unit (ALU) Description; Complete with two 14 segments Displays; Students project done in April 2015;