开发基于mips指令集的较完备的五级前递流水CPU
使用AXI总线进行内存与CPU的交互
支持常见的例外处理
实现了TLB与Cache
代码与实验报告仅供参考，不可抄袭。若有引用请注明来源。
forked from Therock90421/19-20-Computer_architecture_lab
-
Notifications
You must be signed in to change notification settings - Fork 0
19-20Autumn Computer_architecture experiment UCAS
License
Time3094/19-20-Computer_architecture_lab
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
19-20Autumn Computer_architecture experiment UCAS
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- VHDL 54.0%
- Assembly 43.0%
- Verilog 2.3%
- C 0.5%
- Shell 0.2%
- C++ 0.0%