Skip to content
Closed
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
22 changes: 22 additions & 0 deletions arch/arm64/neon_intrinsics.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -15828,6 +15828,12 @@ bool NeonGetLowLevelILForInstruction(
add_input_reg(inputs, il, instr.operands[2]);
add_output_reg(outputs, il, instr.operands[0]);
break;
case ENC_FMAX_S_FLOATDP2:
intrin_id = ARM64_INTRIN_VMAX_F32; // FMAX Sd,Sn,Sm
add_input_reg(inputs, il, instr.operands[1]);
add_input_reg(inputs, il, instr.operands[2]);
add_output_reg(outputs, il, instr.operands[0]);
break;
case ENC_FMAX_H_FLOATDP2:
intrin_id = ARM64_INTRIN_VMAXH_F16; // FMAX Hd,Hn,Hm
add_input_reg(inputs, il, instr.operands[1]);
Expand Down Expand Up @@ -15932,6 +15938,12 @@ bool NeonGetLowLevelILForInstruction(
add_input_reg(inputs, il, instr.operands[2]);
add_output_reg(outputs, il, instr.operands[0]);
break;
case ENC_FMIN_S_FLOATDP2:
intrin_id = ARM64_INTRIN_VMIN_F32; // FMIN Sd,Sn,Sm
add_input_reg(inputs, il, instr.operands[1]);
add_input_reg(inputs, il, instr.operands[2]);
add_output_reg(outputs, il, instr.operands[0]);
break;
case ENC_FMIN_H_FLOATDP2:
intrin_id = ARM64_INTRIN_VMINH_F16; // FMIN Hd,Hn,Hm
add_input_reg(inputs, il, instr.operands[1]);
Expand Down Expand Up @@ -16322,6 +16334,11 @@ bool NeonGetLowLevelILForInstruction(
add_input_reg(inputs, il, instr.operands[1]);
add_output_reg(outputs, il, instr.operands[0]);
break;
case ENC_FNEG_S_FLOATDP1:
intrin_id = ARM64_INTRIN_VNEG_F32; // FNEG Sd,Sn
add_input_reg(inputs, il, instr.operands[1]);
add_output_reg(outputs, il, instr.operands[0]);
break;
case ENC_FNEG_H_FLOATDP1:
intrin_id = ARM64_INTRIN_VNEGH_F16; // FNEG Hd,Hn
add_input_reg(inputs, il, instr.operands[1]);
Expand Down Expand Up @@ -16664,6 +16681,11 @@ bool NeonGetLowLevelILForInstruction(
add_input_reg(inputs, il, instr.operands[1]);
add_output_reg(outputs, il, instr.operands[0]);
break;
case ENC_FSQRT_S_FLOATDP1:
intrin_id = ARM64_INTRIN_VSQRT_F32; // FSQRT Sd,Sn
add_input_reg(inputs, il, instr.operands[1]);
add_output_reg(outputs, il, instr.operands[0]);
break;
case ENC_FSQRT_H_FLOATDP1:
intrin_id = ARM64_INTRIN_VSQRTH_F16; // FSQRT Hd,Hn
add_input_reg(inputs, il, instr.operands[1]);
Expand Down