Skip to content

ashkanr65/addPowerPinsInVerilogNetlist

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

1 Commit
 
 

About

adds specified pins in top level module header but also in each verilog module called in the verilog netlist so then you can import the netlist as schematic in Cadence or any other tool

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Contributors

Languages

  • Python 100.0%