A simple FPGA design using a Lattice ICE40UP5K. Does not have memory and is intended to be programmed exernally. Takes 3V3 volts on pin 40 and has regulator for 1V2.