16bit_Processor_onVerilog

Design a custom 16-bit Processor using Verilog HDL

Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
Control_Unit.txt		Control_Unit.txt
DECODER.txt		DECODER.txt
Data_Path.txt		Data_Path.txt
README.md		README.md

Provide feedback