Skip to content
View gou-th's full-sized avatar

Highlights

  • Pro

Block or report gou-th

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. ice40-vga-controller ice40-vga-controller Public

    A custom FPGA VGA controller featuring logic prototyping in Digital, SystemVerilog RTL simulation and a 4-layer PCB designed in KiCad (iCE40)

    SystemVerilog

  2. fpga-spi-coprocessor fpga-spi-coprocessor Public

    A basic SPI Slave implementation for Artix-7 FPGA (Basys 3) driven by an ESP32. Features a custom ALU with MAC support and proper CDC synchronization

    SystemVerilog

  3. sky130-registered-adder sky130-registered-adder Public

    Full RTL-to-GDSII implementation of an 8-bit registered adder using SkyWater 130nm PDK and open-source EDA tools

    Verilog

  4. persistent-opto-alarm persistent-opto-alarm Public

    Low-cost IR Security Alarm System for continuous alerts upon beam interruption. PCB designed in Altium Designer with a 3D-printed enclosure.

  5. advent-of-fpga-2025 advent-of-fpga-2025 Public

    HDL implementation of Advent of Code 2025 puzzles for Jane Street Advent of FPGA Challenge

    Verilog

  6. tutorials tutorials Public

    Forked from p4lang/tutorials

    P4 language tutorials

    Python