Skip to content
View ishita-ch's full-sized avatar

Block or report ishita-ch

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 8bit-ALU 8bit-ALU Public

    Verilog

  2. Traffic-Light-Controller Traffic-Light-Controller Public

    FSM-based Traffic Light Controller designed in Verilog HDL with simulation and waveform verification.

    Verilog

  3. UART-Transmitter UART-Transmitter Public

    UART Transmitter using Verilog HDL with FSM-based design and functional verification.

    Verilog

  4. UART-Receiver UART-Receiver Public

    UART Receiver designed in Verilog HDL with FSM-based architecture supporting 8N1 asynchronous serial communication. Includes testbench, waveform analysis, block diagram, and state machine design.

    Verilog

  5. digital-lock-fsm digital-lock-fsm Public

    Digital Lock FSM designed in Verilog HDL for password-based access control. Implements finite state machine (FSM) logic to detect a predefined input sequence and generate an unlock signal. Includes…

    Verilog

  6. mini-risc-processor mini-risc-processor Public

    A custom 16-bit RISC Processor implemented in Verilog featuring ALU, Register File, Program Counter, Control Unit, Instruction Memory, and Branch Logic with complete simulation and verification.

    Verilog