Skip to content
View jspeck12-bot's full-sized avatar

Block or report jspeck12-bot

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. new new Public

  2. rv32i-single-cycle rv32i-single-cycle Public

    Single-cycle RV32I RISC-V CPU in Verilog on a Basys 3 FPGA, running gcc-compiled C

    Verilog

  3. tapeout-dojo tapeout-dojo Public

    A first-person 3D RPG that teaches Verilog — real in-browser compiler and simulator, gate-level schematic view, and RTL export to Tiny Tapeout. One file.

    JavaScript