an implementation of a 2-stage pipelined processor for Ida 2 assembly language (a simplified version of MIPS) in Logisim
jzlwang/pipelined-processor
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
| Name | Name | Last commit date | ||
|---|---|---|---|---|
an implementation of a 2-stage pipelined processor for Ida 2 assembly language (a simplified version of MIPS) in Logisim