[PW_SID:1076299] Initial device tree support for StarFive JHB100 SoC#1707
[PW_SID:1076299] Initial device tree support for StarFive JHB100 SoC#1707linux-riscv-bot wants to merge 5 commits into
Conversation
Add new compatible string for Dubhe-70. Dubhe-70 is a low power RISC-V cpu core from StarFive Technology. Signed-off-by: Ji Sheng Teoh <jisheng.teoh@starfivetech.com> Signed-off-by: Ley Foon Tan <leyfoon.tan@starfivetech.com> Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
Add compatible string for the StarFive JHB100 clint. Signed-off-by: Ley Foon Tan <leyfoon.tan@starfivetech.com> Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
Add compatible string for StarFive JHB100 plic. Signed-off-by: Ley Foon Tan <leyfoon.tan@starfivetech.com> Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
Add device tree bindings for the StarFive JHB100 RISC-V SoC. Signed-off-by: Ley Foon Tan <leyfoon.tan@starfivetech.com> Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
Add JHB100 base dtsi and dts. Consist of 4 Dubhe-70 cores, CLINT, PLIC, PMU, UART and 1GB DDR. Signed-off-by: Ley Foon Tan <leyfoon.tan@starfivetech.com> Signed-off-by: Changhuang Liang <changhuang.liang@starfivetech.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
|
Patch 1: "[v1,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles" |
|
Patch 1: "[v1,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles" |
|
Patch 1: "[v1,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles" |
|
Patch 1: "[v1,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles" |
|
Patch 1: "[v1,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles" |
|
Patch 1: "[v1,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles" |
|
Patch 1: "[v1,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles" |
|
Patch 1: "[v1,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles" |
|
Patch 1: "[v1,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles" |
|
Patch 1: "[v1,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles" |
|
Patch 1: "[v1,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles" |
|
Patch 1: "[v1,1/5] dt-bindings: riscv: Add StarFive Dubhe-70 compatibles" |
|
Patch 2: "[v1,2/5] dt-bindings: timer: Add StarFive JHB100 clint" |
|
Patch 2: "[v1,2/5] dt-bindings: timer: Add StarFive JHB100 clint" |
|
Patch 2: "[v1,2/5] dt-bindings: timer: Add StarFive JHB100 clint" |
|
Patch 2: "[v1,2/5] dt-bindings: timer: Add StarFive JHB100 clint" |
|
Patch 2: "[v1,2/5] dt-bindings: timer: Add StarFive JHB100 clint" |
|
Patch 2: "[v1,2/5] dt-bindings: timer: Add StarFive JHB100 clint" |
|
Patch 2: "[v1,2/5] dt-bindings: timer: Add StarFive JHB100 clint" |
|
Patch 2: "[v1,2/5] dt-bindings: timer: Add StarFive JHB100 clint" |
|
Patch 2: "[v1,2/5] dt-bindings: timer: Add StarFive JHB100 clint" |
|
Patch 2: "[v1,2/5] dt-bindings: timer: Add StarFive JHB100 clint" |
|
Patch 2: "[v1,2/5] dt-bindings: timer: Add StarFive JHB100 clint" |
|
Patch 2: "[v1,2/5] dt-bindings: timer: Add StarFive JHB100 clint" |
|
Patch 3: "[v1,3/5] dt-bindings: interrupt-controller: Add StarFive JHB100 plic" |
|
Patch 3: "[v1,3/5] dt-bindings: interrupt-controller: Add StarFive JHB100 plic" |
|
Patch 3: "[v1,3/5] dt-bindings: interrupt-controller: Add StarFive JHB100 plic" |
|
Patch 3: "[v1,3/5] dt-bindings: interrupt-controller: Add StarFive JHB100 plic" |
|
Patch 3: "[v1,3/5] dt-bindings: interrupt-controller: Add StarFive JHB100 plic" |
|
Patch 4: "[v1,4/5] dt-bindings: riscv: Add StarFive JHB100 SoC" |
|
Patch 4: "[v1,4/5] dt-bindings: riscv: Add StarFive JHB100 SoC" |
|
Patch 4: "[v1,4/5] dt-bindings: riscv: Add StarFive JHB100 SoC" |
|
Patch 4: "[v1,4/5] dt-bindings: riscv: Add StarFive JHB100 SoC" |
|
Patch 4: "[v1,4/5] dt-bindings: riscv: Add StarFive JHB100 SoC" |
|
Patch 4: "[v1,4/5] dt-bindings: riscv: Add StarFive JHB100 SoC" |
|
Patch 4: "[v1,4/5] dt-bindings: riscv: Add StarFive JHB100 SoC" |
|
Patch 4: "[v1,4/5] dt-bindings: riscv: Add StarFive JHB100 SoC" |
|
Patch 4: "[v1,4/5] dt-bindings: riscv: Add StarFive JHB100 SoC" |
|
Patch 4: "[v1,4/5] dt-bindings: riscv: Add StarFive JHB100 SoC" |
|
Patch 4: "[v1,4/5] dt-bindings: riscv: Add StarFive JHB100 SoC" |
|
Patch 4: "[v1,4/5] dt-bindings: riscv: Add StarFive JHB100 SoC" |
|
Patch 5: "[v1,5/5] riscv: dts: starfive: jhb100: Add JHB100 base DT" |
|
Patch 5: "[v1,5/5] riscv: dts: starfive: jhb100: Add JHB100 base DT" |
|
Patch 5: "[v1,5/5] riscv: dts: starfive: jhb100: Add JHB100 base DT" |
|
Patch 5: "[v1,5/5] riscv: dts: starfive: jhb100: Add JHB100 base DT" |
|
Patch 5: "[v1,5/5] riscv: dts: starfive: jhb100: Add JHB100 base DT" |
|
Patch 5: "[v1,5/5] riscv: dts: starfive: jhb100: Add JHB100 base DT" |
|
Patch 5: "[v1,5/5] riscv: dts: starfive: jhb100: Add JHB100 base DT" |
|
Patch 5: "[v1,5/5] riscv: dts: starfive: jhb100: Add JHB100 base DT" |
|
Patch 5: "[v1,5/5] riscv: dts: starfive: jhb100: Add JHB100 base DT" |
|
Patch 5: "[v1,5/5] riscv: dts: starfive: jhb100: Add JHB100 base DT" |
|
Patch 5: "[v1,5/5] riscv: dts: starfive: jhb100: Add JHB100 base DT" |
|
Patch 5: "[v1,5/5] riscv: dts: starfive: jhb100: Add JHB100 base DT" |
PR for series 1076299 applied to workflow__riscv__fixes
Name: Initial device tree support for StarFive JHB100 SoC
URL: https://patchwork.kernel.org/project/linux-riscv/list/?series=1076299
Version: 1