[PW_SID:1085941] net: stmmac: eic7700: fix EIC7700 eth1 RX sampling timing#1820

Closed

linux-riscv-bot wants to merge 5 commits into

Commits on Apr 26, 2026

Adding CI files
Linux RISC-V bot
committed

Commits on Apr 27, 2026

dt-bindings: ethernet: eswin: add clock sampling control

lizhi2eswincomputing
authored and
Linux RISC-V bot
committed
net: stmmac: eic7700: enable clocks before syscon access and correct RX sampling timing

lizhi2eswincomputing
authored and
Linux RISC-V bot
committed
dt-bindings: mfd: syscon: add ESWIN EIC7700 compatible

lizhi2eswincomputing
authored and
Linux RISC-V bot
committed
riscv: dts: eswin: eic7700-hifive-premier-p550: enable Ethernet controller

lizhi2eswincomputing
authored and
Linux RISC-V bot
committed