Skip to content
Closed
Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
30 commits
Select commit Hold shift + click to select a range
0f6edcc
riscv/kexec_file: Fix comment in purgatory relocator
ziyao233 Mar 26, 2025
6b47903
riscv: Add support for PUD THP
Mar 21, 2025
8f9b274
riscv: save the SR_SUM status over switches
bjdooks-ct Apr 10, 2025
4672645
riscv: implement user_access_begin() and families
xhackerustc Apr 10, 2025
fdf2c11
riscv: uaccess: use input constraints for ptr of __put_user()
xhackerustc Apr 10, 2025
aa70c8c
riscv: uaccess: use 'asm goto' for put_user()
xhackerustc Apr 10, 2025
7cbbac5
riscv: uaccess: use 'asm_goto_output' for get_user()
xhackerustc Apr 10, 2025
f61cc65
Merge patch series "riscv: uaccess: optimisations"
Apr 22, 2025
7cecf4f
riscv: ftrace: support fastcc in Clang for WITH_ARGS
AndybnACT Apr 7, 2025
2efa234
riscv: ftrace factor out code defined by !WITH_ARG
AndybnACT Apr 7, 2025
cced570
riscv: ftrace: align patchable functions to 4 Byte boundary
AndybnACT Apr 7, 2025
4abec7d
riscv: kexec_file: Split the loading of kernel and others
Apr 9, 2025
1d57a3d
riscv: kexec_file: Support loading Image binary file
Apr 9, 2025
ca7d2c6
kernel: ftrace: export ftrace_sync_ipi
AndybnACT Apr 7, 2025
e2008cb
riscv: ftrace: prepare ftrace for atomic code patching
AndybnACT Apr 7, 2025
39ff22a
riscv: ftrace: do not use stop_machine to update code
AndybnACT Apr 7, 2025
75f1af8
riscv: vector: Support calling schedule() for preemptible Vector
AndybnACT Apr 7, 2025
089ec46
riscv: add a data fence for CMODX in the kernel mode
AndybnACT Apr 7, 2025
6730f50
riscv: ftrace: support PREEMPT
AndybnACT Apr 7, 2025
a5ae13c
riscv: Implement HAVE_DYNAMIC_FTRACE_WITH_CALL_OPS
puranjaymohan Apr 7, 2025
d93ff09
riscv: ftrace: support direct call using call_ops
AndybnACT Apr 7, 2025
3b686af
riscv: Documentation: add a description about dynamic ftrace
AndybnACT Apr 7, 2025
296894f
Merge patch series "riscv: ftrace: atmoic patching and preempt improv…
Apr 22, 2025
5f83068
riscv: module: Optimize PLT/GOT entry counting
SiFiveHolland Apr 9, 2025
fddd1a0
RISC-V: Kconfig: Fix help text of CMDLINE_EXTEND
Red54 Mar 28, 2025
9bcadc0
Merge patch series "riscv: kexec_file: Support loading Image binary f…
Apr 23, 2025
0ada263
perf symbols: Ignore mapping symbols on riscv
xiaobo55x Apr 9, 2025
758745e
riscv: Make regs_irqs_disabled() more clear
seehearfeel Apr 22, 2025
90f77c4
riscv: hwprobe: export Zabha extension
Apr 21, 2025
199a166
Adding CI files
Apr 23, 2025
File filter

Filter by extension

Filter by extension


Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Binary file added .github/.MISSING_LINARO_DEP.swp
Binary file not shown.
Binary file added .github/.swp
Binary file not shown.
11 changes: 11 additions & 0 deletions .github/MISSING_LINARO_DEP
Original file line number Diff line number Diff line change
@@ -0,0 +1,11 @@
gdb (ltp vma05)
libnuma (ltp vma02-4)
swap file (swapping01)
fusermount (run_fuse_test.sh)
libfuse (run_fuse_test.sh)
mkisofs genisoimage xorrisofs (isofs.sh)
all modules (binfmt_misc0X)
mksquashfs
LTP_TIMEOUT_MUL > 1 (starvation)
libubsan ()
XXX (ltp-aiodio MUST be added)
Binary file added .github/scripts/.patches.sh.swp
Binary file not shown.
31 changes: 31 additions & 0 deletions .github/scripts/build_ubuntu_defconfig.sh
Original file line number Diff line number Diff line change
@@ -0,0 +1,31 @@
#!/bin/bash
# SPDX-FileCopyrightText: 2024 Rivos Inc.
#
# SPDX-License-Identifier: Apache-2.0

set -euox pipefail
d=$(dirname "${BASH_SOURCE[0]}")
. $d/series/utils.sh

logs=$(get_logs_dir)
f=${logs}/build_ubuntu_defconfig.log

date -Iseconds | tee -a ${f}
echo "Build an ubuntu kernel" | tee -a ${f}
echo "Top 16 commits" | tee -a ${f}
git log -16 --abbrev=12 --pretty="commit %h (\"%s\")" | tee -a ${f}

kernel_base_sha=$(git log -1 --pretty=%H $(git log -1 --reverse --pretty=%H .github)^)
echo "build_name $(git describe --tags ${kernel_base_sha})" | tee -a ${f}
build_name=$(git describe --tags ${kernel_base_sha})

# Build the kernel that will run LTP
export CI_TRIPLE="riscv64-unknown-linux-gnu"
# Use a CFI-enabled toolchain
export PATH=/build/INSTALL_Sept24/bin:$PATH
cp $d/series/kconfigs/ubuntu_defconfig arch/riscv/configs/
$d/series/kernel_builder.sh rv64 testsuites plain gcc | tee -a ${f}

kernel_dir="/build/$(gen_kernel_name rv64 testsuites plain gcc)"
echo $build_name > $kernel_dir/kernel_version
#tar cJvf --exclude $(basename $kernel_path) modules.tar.xz /build/$(gen_kernel_name rv64 testsuites plain gcc)/
2 changes: 2 additions & 0 deletions .github/scripts/ci/__init__.py
Original file line number Diff line number Diff line change
@@ -0,0 +1,2 @@
from .base import Base, EndTest, Verdict, submit_pw_check
from .shelltest import ShellTest
120 changes: 120 additions & 0 deletions .github/scripts/ci/base.py
Original file line number Diff line number Diff line change
@@ -0,0 +1,120 @@
from abc import ABC, abstractmethod
from enum import Enum
import time
import sys

from libs import utils

sys.path.insert(0, '../libs')
from libs import log_debug

class Verdict(Enum):
PENDING = 0
PASS = 1
FAIL = 2
ERROR = 3
SKIP = 4
WARNING = 5


class EndTest(Exception):
"""
End of Test
"""

class Base(ABC):
"""
Base class for CI Tests.
"""
def __init__(self):
self.start_time = 0
self.end_time = 0
self.verdict = Verdict.PENDING
self.output = ""

def success(self):
self.end_timer()
self.verdict = Verdict.PASS

def error(self, msg):
self.verdict = Verdict.ERROR
self.output = msg
self.end_timer()
raise EndTest

def warning(self, msg):
self.verdict = Verdict.WARNING
self.output = msg
self.end_timer()

def skip(self, msg):
self.verdict = Verdict.SKIP
self.output = msg
self.end_timer()
raise EndTest

def add_failure(self, msg):
self.verdict = Verdict.FAIL
if not self.output:
self.output = msg
else:
self.output += "\n" + msg

def add_failure_end_test(self, msg):
self.add_failure(msg)
self.end_timer()
raise EndTest

def start_timer(self):
self.start_time = time.time()

def end_timer(self):
self.end_time = time.time()

def elapsed(self):
if self.start_time == 0:
return 0
if self.end_time == 0:
self.end_timer()
return self.end_time - self.start_time

def log_err(self, msg):
utils.log_error(f"CI: {self.name}: {msg}")

def log_info(self, msg):
utils.log_info(f"CI: {self.name}: {msg}")

def log_dbg(self, msg):
utils.log_debug(f"CI: {self.name}: {msg}")

@abstractmethod
def run(self, worktree=None):
"""
The child class should implement run() method
If the test fail, it should raise the EndTest exception
"""
pass

@abstractmethod
def post_run(self):
"""
The child class should implement post_run() method
"""
pass


def submit_pw_check(pw, patch, name, verdict, desc, url=None, dry_run=False):

utils.log_debug(f"Submitting the result to PW: dry_run={dry_run}")

if not dry_run:
state = 0

if verdict == Verdict.PASS:
state = 1
if verdict == Verdict.WARNING:
state = 2
if verdict == Verdict.FAIL:
state = 3

pw.post_check(patch, name, state, desc, url)
67 changes: 67 additions & 0 deletions .github/scripts/ci/shelltest.py
Original file line number Diff line number Diff line change
@@ -0,0 +1,67 @@
from gettext import install
import os
import sys

sys.path.insert(0, '../libs')
from libs import RepoTool, cmd_run

from ci import Base, Verdict, EndTest, submit_pw_check

class ShellTest(Base):
"""Run shell test class
This class runs a shell based test
"""

def __init__(self, ci_data, patch, name, desc, sh):

# Common
self.name = name
self.desc = desc
self.ci_data = ci_data

self.sh = sh
self.patch = patch

super().__init__()

self.log_dbg("Initialization completed")

def run(self, worktree=None):

self.log_dbg("Run")
self.start_timer()

current_script_path = os.path.dirname(os.path.abspath(__file__))

cwd = worktree if worktree else self.ci_data.src_dir
cmd = ["bash", f"{current_script_path}/../pw_tests/{self.sh}"]
(ret, stdout, stderr) = cmd_run(cmd, cwd=cwd)

if ret == 0:
submit_pw_check(self.ci_data.pw, self.patch,
self.name, Verdict.PASS,
self.name,
None, self.ci_data.config['dry_run'])
self.success()
elif ret == 250:
url = self.ci_data.gh.create_gist(f"pw{self.ci_data.series['id']}-p{self.patch['id']}",
f"{self.name}-WARNING",
stdout + '\n' + stderr)
submit_pw_check(self.ci_data.pw, self.patch,
self.name, Verdict.WARNING,
self.name,
url, self.ci_data.config['dry_run'])
self.warning(stdout + '\n' + stderr)
else:
url = self.ci_data.gh.create_gist(f"pw{self.ci_data.series['id']}-p{self.patch['id']}",
f"{self.name}-FAIL",
stdout + '\n' + stderr)
submit_pw_check(self.ci_data.pw, self.patch,
self.name, Verdict.FAIL,
self.name,
url, self.ci_data.config['dry_run'])
self.error(stdout + '\n' + stderr)

def post_run(self):

self.log_dbg("Post Run...")
Loading
Loading