[PW_SID:962889] riscv: dts: sophgo: add more sg2042 isa extension support#415
[PW_SID:962889] riscv: dts: sophgo: add more sg2042 isa extension support#415linux-riscv-bot wants to merge 3 commits into
Conversation
The sg2042 SoCs support xtheadvector [1] so it can be included in the devicetree. Also include vlenb for the cpu. And set vlenb=16 [2]. This can be tested by passing the "mitigations=off" kernel parameter. Link: https://lore.kernel.org/linux-riscv/20241113-xtheadvector-v11-4-236c22791ef9@rivosinc.com/ [1] Link: https://lore.kernel.org/linux-riscv/aCO44SAoS2kIP61r@ghost/ [2] Signed-off-by: Han Gao <rabenda.cn@gmail.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
sg2042 support Ziccrse ISA extension [1]. Link: https://lore.kernel.org/all/20241103145153.105097-12-alexghiti@rivosinc.com/ [1] Signed-off-by: Han Gao <rabenda.cn@gmail.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
sg2042 support Zfh ISA extension [1]. Link: https://occ-oss-prod.oss-cn-hangzhou.aliyuncs.com/resource//1737721869472/%E7%8E%84%E9%93%81C910%E4%B8%8EC920R1S6%E7%94%A8%E6%88%B7%E6%89%8B%E5%86%8C%28xrvm%29_20250124.pdf [1] Signed-off-by: Han Gao <rabenda.cn@gmail.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>
|
Patch 1: "[v2,1/3] riscv: dts: sophgo: Add xtheadvector to the sg2042 devicetree" |
|
Patch 1: "[v2,1/3] riscv: dts: sophgo: Add xtheadvector to the sg2042 devicetree" |
|
Patch 1: "[v2,1/3] riscv: dts: sophgo: Add xtheadvector to the sg2042 devicetree" |
|
Patch 1: "[v2,1/3] riscv: dts: sophgo: Add xtheadvector to the sg2042 devicetree" |
|
Patch 1: "[v2,1/3] riscv: dts: sophgo: Add xtheadvector to the sg2042 devicetree" |
|
Patch 1: "[v2,1/3] riscv: dts: sophgo: Add xtheadvector to the sg2042 devicetree" |
|
Patch 1: "[v2,1/3] riscv: dts: sophgo: Add xtheadvector to the sg2042 devicetree" |
|
Patch 1: "[v2,1/3] riscv: dts: sophgo: Add xtheadvector to the sg2042 devicetree" |
|
Patch 1: "[v2,1/3] riscv: dts: sophgo: Add xtheadvector to the sg2042 devicetree" |
|
Patch 1: "[v2,1/3] riscv: dts: sophgo: Add xtheadvector to the sg2042 devicetree" |
|
Patch 1: "[v2,1/3] riscv: dts: sophgo: Add xtheadvector to the sg2042 devicetree" |
|
Patch 1: "[v2,1/3] riscv: dts: sophgo: Add xtheadvector to the sg2042 devicetree" |
|
Patch 2: "[v2,2/3] riscv: dts: sophgo: add ziccrse for sg2042" |
|
Patch 2: "[v2,2/3] riscv: dts: sophgo: add ziccrse for sg2042" |
|
Patch 2: "[v2,2/3] riscv: dts: sophgo: add ziccrse for sg2042" |
|
Patch 2: "[v2,2/3] riscv: dts: sophgo: add ziccrse for sg2042" |
|
Patch 2: "[v2,2/3] riscv: dts: sophgo: add ziccrse for sg2042" |
|
Patch 2: "[v2,2/3] riscv: dts: sophgo: add ziccrse for sg2042" |
|
Patch 2: "[v2,2/3] riscv: dts: sophgo: add ziccrse for sg2042" |
|
Patch 2: "[v2,2/3] riscv: dts: sophgo: add ziccrse for sg2042" |
|
Patch 2: "[v2,2/3] riscv: dts: sophgo: add ziccrse for sg2042" |
|
Patch 2: "[v2,2/3] riscv: dts: sophgo: add ziccrse for sg2042" |
|
Patch 2: "[v2,2/3] riscv: dts: sophgo: add ziccrse for sg2042" |
|
Patch 2: "[v2,2/3] riscv: dts: sophgo: add ziccrse for sg2042" |
|
Patch 3: "[v2,3/3] riscv: dts: sophgo: add zfh for sg2042" |
|
Patch 3: "[v2,3/3] riscv: dts: sophgo: add zfh for sg2042" |
|
Patch 3: "[v2,3/3] riscv: dts: sophgo: add zfh for sg2042" |
|
Patch 3: "[v2,3/3] riscv: dts: sophgo: add zfh for sg2042" |
|
Patch 3: "[v2,3/3] riscv: dts: sophgo: add zfh for sg2042" |
|
Patch 3: "[v2,3/3] riscv: dts: sophgo: add zfh for sg2042" |
|
Patch 3: "[v2,3/3] riscv: dts: sophgo: add zfh for sg2042" |
|
Patch 3: "[v2,3/3] riscv: dts: sophgo: add zfh for sg2042" |
|
Patch 3: "[v2,3/3] riscv: dts: sophgo: add zfh for sg2042" |
|
Patch 3: "[v2,3/3] riscv: dts: sophgo: add zfh for sg2042" |
|
Patch 3: "[v2,3/3] riscv: dts: sophgo: add zfh for sg2042" |
|
Patch 3: "[v2,3/3] riscv: dts: sophgo: add zfh for sg2042" |
2 participants
PR for series 962889 applied to workflow__riscv__fixes
Name: riscv: dts: sophgo: add more sg2042 isa extension support
URL: https://patchwork.kernel.org/project/linux-riscv/list/?series=962889
Version: 2