[PW_SID:970275] MIPS P8700 variant of the ACLINT IPI controller#495

Closed

linux-riscv-bot wants to merge 8 commits into

workflow__riscv__fixesfrom

Commits on May 14, 2025

Adding CI files
Linux RISC-V bot
committed

Commits on Jun 10, 2025

riscv: helper to parse hart index

vlkondratiev
authored and
Linux RISC-V bot
committed
irqchip: riscv aplic: use riscv_get_hart_index()

vlkondratiev
authored and
Linux RISC-V bot
committed
dt-bindings: interrupt-controller: add MIPS P8700 aclint-sswi

vlkondratiev
authored and
Linux RISC-V bot
committed
irqchip: MIPS P800 variant of aclint-sswi

vlkondratiev
authored and
Linux RISC-V bot
committed
irqchip: aslint-sswi: resolve hart index

vlkondratiev
authored and
Linux RISC-V bot
committed
irqchip: aclint-sswi: reduce data scope

vlkondratiev
authored and
Linux RISC-V bot
committed
irqchip: aclint-sswi: remove extra includes

vlkondratiev
authored and
Linux RISC-V bot
committed