Skip to content

serial: fixes, more tests and docstrings.#3

Open
megng1 wants to merge 7 commits intom-labs:serialfrom
megng1:serial
Open

serial: fixes, more tests and docstrings.#3
megng1 wants to merge 7 commits intom-labs:serialfrom
megng1:serial

Conversation

@megng1
Copy link

@megng1 megng1 commented Jan 1, 2020

No description provided.

from nmigen.lib.fifo import SyncFIFO
from nmigen.lib.io import pin_layout
from nmigen.back.pysim import *
from nmigen.test.utils import *
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This module is not called _test because (I think) otherwise test runners would get confused. Nevertheless it is not a part of public API.

Jean-François Nguyen added 3 commits January 3, 2020 10:44
This is a best-effort attempt. The clock divisor signal can still be set to an
invalid value during operation.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants