Skip to content

Add Release 1.0.3 and fix PreCompileStep for Verilog Toolchain #28

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
swittlich merged 1 commit into from
Mar 26, 2026
Merged

Add Release 1.0.3 and fix PreCompileStep for Verilog Toolchain #28

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 4 additions & 1 deletion Extension.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -10,4 +10,7 @@

### Use as Precompile Step to convert VHDL to Verilog

> Coming soon!
Simply select the yosys toolchain, and the VHDL code will be automatically
recognised and GHDL will be used.
However, this only works with the trial version of OneWare Studio.
It requires OneWare Studio version 1.0.14 or later.
9 changes: 9 additions & 0 deletions oneware-extension.json
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -147,6 +147,15 @@
"target": "all"
}
]
},
{
"version": "1.0.3",
"minStudioVersion": "1.0.0",
"targets": [
{
"target": "all"
}
]
}
]
}
2 changes: 1 addition & 1 deletion src/OneWare.GhdlExtension/GhdlVhdlToVerilogPreCompileStep.cs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -16,7 +16,7 @@ public class GhdlVhdlToVerilogPreCompileStep(GhdlService ghdlService, ILogger lo

public async Task<bool> PerformPreCompileStepAsync(UniversalFpgaProjectRoot project, FpgaModel fpga)
{
if (project.TopEntity == null || !project.TopEntity.EndsWith(".vhd")) return false;
if (project.TopEntity == null || !project.TopEntity.EndsWith(".vhd")) return true;

try
{
Expand Down
8 changes: 4 additions & 4 deletions src/OneWare.GhdlExtension/OneWare.GhdlExtension.csproj
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
<Project Sdk="Microsoft.NET.Sdk">

<PropertyGroup>
<Version>1.0.2</Version>
<Version>1.0.3</Version>
<TargetFramework>net10.0</TargetFramework>
<ImplicitUsings>enable</ImplicitUsings>
<Nullable>enable</Nullable>
Expand All @@ -11,9 +11,9 @@
</PropertyGroup>

<ItemGroup>
<PackageReference Include="OneWare.Essentials" Version="1.0.3" Private="false" ExcludeAssets="runtime;Native" />
<PackageReference Include="OneWare.UniversalFpgaProjectSystem" Version="1.0.3" Private="false" ExcludeAssets="runtime;Native" />
<PackageReference Include="OneWare.OssCadSuiteIntegration" Version="1.0.3" Private="true" ExcludeAssets="runtime;Native" />
<PackageReference Include="OneWare.Essentials" Version="1.0.10" Private="false" ExcludeAssets="runtime;Native" />
<PackageReference Include="OneWare.UniversalFpgaProjectSystem" Version="1.0.10" Private="false" ExcludeAssets="runtime;Native" />
<PackageReference Include="OneWare.OssCadSuiteIntegration" Version="1.0.10" Private="true" ExcludeAssets="runtime;Native" />
</ItemGroup>

<Target Name="GenerateCompatibilityFile" AfterTargets="Build">
Expand Down
Loading