Chore/update oss cad suite integration#200
Merged
hendrikmennen merged 2 commits intoone-ware:mainfrom Mar 30, 2026
Merged
Conversation
hendrikmennen
approved these changes
Mar 30, 2026
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Small fixes and improvments:
Added Exit Button to Main Menu / File.
Added openFpgaLoaderLongTermFlags and openFpgaLoaderShortTermFlags for FPGA devices.
Fixed one-ware/OneWare.GhdlExtension#26: Now only sets GHDL_PATH on Linux and Darwin for the OSS-CAD-Suite.
Added internal Verilog input folder gen_verilog to the build process. This enables the ability to have Verilog-generated pre-build steps in the plugin while still using the default toolchain.
Top-level entities previously used the whole relative project path in the Yosys -top call. This has been changed to use only the name of the file/module.
Cleaned up comments and imports.