Skip to content

Chore/update oss cad suite integration#200

Merged
hendrikmennen merged 2 commits intoone-ware:mainfrom
FEntwumS:chore/update-oss-cad-suite-integration
Mar 30, 2026
Merged

Chore/update oss cad suite integration#200
hendrikmennen merged 2 commits intoone-ware:mainfrom
FEntwumS:chore/update-oss-cad-suite-integration

Conversation

@swittlich
Copy link
Copy Markdown
Contributor

Small fixes and improvments:

  1. Added Exit Button to Main Menu / File.

  2. Added openFpgaLoaderLongTermFlags and openFpgaLoaderShortTermFlags for FPGA devices.

  3. Fixed one-ware/OneWare.GhdlExtension#26: Now only sets GHDL_PATH on Linux and Darwin for the OSS-CAD-Suite.

  4. Added internal Verilog input folder gen_verilog to the build process. This enables the ability to have Verilog-generated pre-build steps in the plugin while still using the default toolchain.

  5. Top-level entities previously used the whole relative project path in the Yosys -top call. This has been changed to use only the name of the file/module.

  6. Cleaned up comments and imports.

@hendrikmennen hendrikmennen merged commit 19c07d0 into one-ware:main Mar 30, 2026
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Issue: Broken GHDL Library Paths after OSS-CAD-Suite Reinstallation

2 participants