soc: rtl87x2g: pm: add debug config and change stage time#203

ZhiyuanTang17 wants to merge 1 commit into

rtkconnectivity:realtek-main-v3.5.0rtkconnectivity/zephyr:realtek-main-v3.5.0from

ZhiyuanTang17:dlps-debug-stage-timeZhiyuanTang17/zephyr:dlps-debug-stage-timeCopy head branch name to clipboard