uart-design-verification

Parameterized UART Transmitter and Receiver in Verilog with odd parity support, verified using a SystemVerilog class-based testbench with generator, driver, monitor, scoreboard, and mailbox-based synchronization.