An approximate logic synthesis tool under the maximum error constraint
-
Updated
Jan 21, 2026 - Verilog
#
maximum-error
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the maximum-error topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the maximum-error topic, visit your repo's landing page and select "manage topics."