This repository contains documentation and relevant materials for the RISC-V SoC Tapeout Program, a collaborative initiative between IIT Gandhinagar, VLSI System Design (VSD), and other prominent organizations in the field of semiconductor design.
simulation verification rtl verilog gls synopsys risc-v caravel pdk chip-design functional-simulation scl180nm
-
Updated
Jan 5, 2026 - Verilog