Skip to content

Fe docs: jtag #65

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
vd2org wants to merge 1 commit into
base: main
Choose a base branch
from
Open

Fe docs: jtag #65

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Binary file added source/_static/fe/jtag.png
View file
Open in desktop
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
22 changes: 22 additions & 0 deletions source/hardware/fe.rst
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -147,6 +147,28 @@ The following schematic diagram shows the connections between the BreakOut board
:alt: breakout board dsdr connection diagram


JTAG programming
================

An installed module(sSDR or dSDR) can be programmed via JTAG using the dedicated 6-pin JTAG header on the FE or BREAKOUT boards.

You can use **Digilent HS1** or **Digilent HS2** adapters among with ``openFPGALoader`` tool for JTAG programming.
Compatible adapters might work, please refer to their documentation for pinout details.

The following image shows how to connect the JTAG adapter to the board properly.

.. image:: ../_static/fe/jtag.png
:alt: JTAG connection

The pinout of the JTAG header is as follows(from left to right):

- 1 - ``TMS``
- 2 - ``TDI``
- 3 - ``TDO``
- 4 - ``TCK``
- 5 - ``GND``
- 6 - ``VDD``


Clocks and synchronization
==========================
Expand Down