Skip to content

Add Zhaoxin support for RDRAND/RDSEED/ADX/SHA/AVX2 feature#1316

Open
AlanSong-OC-ZX wants to merge 2 commits intoweidai11:masterfrom
AlanSong-OC-ZX:zhaoxin_support
Open

Add Zhaoxin support for RDRAND/RDSEED/ADX/SHA/AVX2 feature#1316
AlanSong-OC-ZX wants to merge 2 commits intoweidai11:masterfrom
AlanSong-OC-ZX:zhaoxin_support

Conversation

@AlanSong-OC-ZX
Copy link
Copy Markdown

Add Zhaoxin support for RDRAND/RDSEED/ADX/SHA/AVX2 feature and fix detecting cache line size for VIA processor in cpu.cpp.
All test passed.

According to public documentation, starting with VIA's Samuel 2 architecture,
the cache line size can be obtained by using the CPUID instruction with leaf 0x80000005.
Besides, the leaf 0xC0000005 does not contain cache line size information.

Signed-off-by: AlanSong <AlanSong-oc@zhaoxin.com>
…azui

Signed-off-by: AlanSong <AlanSong-oc@zhaoxin.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant