This repository was archived by the owner on May 27, 2026. It is now read-only.
[acc] Adds support for direct bignum load/store#252
Closed
apinise wants to merge 5 commits into
Closed
Conversation
a52e991 to
5642a9a
Compare
Signed-off-by: Hoang Nguyen Hien Pham <hien@zerorisc.com>
Signed-off-by: Hoang Nguyen Hien Pham <hien@zerorisc.com>
Signed-off-by: Hoang Nguyen Hien Pham <hien@zerorisc.com>
Expanded the bn.xid covergroup instruction encoding to include direct load and store instructions. Modified the register incrementing coverage cross to exclude the SPP field of encoding now that this is used to determine a bn.ld from bn.sd. Added RIG support for new instructions and included them in bad memory related generators. Signed-off-by: Evan Apinis <eapinis@zerorisc.com>
3f8dfa4 to
d3b48c6
Compare
Signed-off-by: Evan Apinis <eapinis@zerorisc.com>
d3b48c6 to
9380003
Compare
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to subscribe to this conversation on GitHub.
Already have an account?
Sign in.
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This PR adds a
BN.LDandBN.SDinstruction to the ACC bignum ISA to perform direct loads/stores between WDR and DMEM.BN.LDinstructions take two clock cycles whereasBN.SDtake only one. The instructions were implemented in RTL and the corresponding DV collateral was updated to support coverage collection and random assembly generation.