Skip to content

[PW_SID:1078268] riscv: dts: sophgo: reduce SG2042 MSI count to 16 #1738

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
linux-riscv-bot wants to merge 1 commit into from

riscv: dts: sophgo: reduce SG2042 MSI count to 16

bcca512
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Closed

[PW_SID:1078268] riscv: dts: sophgo: reduce SG2042 MSI count to 16 #1738

riscv: dts: sophgo: reduce SG2042 MSI count to 16
bcca512
Select commit
Loading
Failed to load commit list.
Job log options

This job was skipped