[PW_SID:969274] riscv: dts: starfive: jh7110: More U-Boot downstream changes for JH7110#480

Closed

linux-riscv-bot wants to merge 4 commits into

workflow__riscv__fixesfrom

Commits on May 14, 2025

Adding CI files
Linux RISC-V bot
committed

Commits on Jun 6, 2025

dt-bindings: memory-controllers: add StarFive JH7110 SoC DMC

E Shattow
authored and
Linux RISC-V bot
committed
riscv: dts: starfive: jh7110: add memory controller node

E Shattow
authored and
Linux RISC-V bot
committed
riscv: dts: starfive: jh7110: bootph-pre-ram hinting needed by boot loader

E Shattow
authored and
Linux RISC-V bot
committed