Skip to content

[PW_SID:973967] RISC-V: turn sbi_ecall into a variadic macro #554

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
linux-riscv-bot wants to merge 4 commits into from

RISC-V: sbi: remove sbi_ecall tracepoints

f455c29
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Closed

[PW_SID:973967] RISC-V: turn sbi_ecall into a variadic macro #554

RISC-V: sbi: remove sbi_ecall tracepoints
f455c29
Select commit
Loading
Failed to load commit list.

This job was skipped