Skip to content
View naveen20306's full-sized avatar

Highlights

  • Pro

Block or report naveen20306

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
naveen20306/README.md

Hello Folks!! πŸ‘‹, I'm Naveen

πŸ”Œ Electronics & Communication Engineering student
🧠 FPGA β€’ Verilog β€’ Embedded Systems β€’ Robotics
πŸš€ I enjoy building systems that move, think, and respond in real time


About Me

I'm deeply interested in digital design,design verification and hardware systems.
I like working close to the hardware β€” writing RTL, testing on FPGA boards, and connecting designs to real-world applications like robotics and sensing.

  • ⚑ Love FPGA-based acceleration
  • πŸ€– Active in robotics & hardware competitions

Software Skills


Electronic Skills


Connect with me


Popular repositories Loading

  1. Smart-shadow-security-alarm Smart-shadow-security-alarm Public

    A shadow alarm circuit using a photodiode and CA3130 Op-Amp.

    C++ 1

  2. HDLBits_solutions HDLBits_solutions Public

    Verilog

  3. FPGA_Mini_Projects FPGA_Mini_Projects Public

    This repository contains a collection of FPGA projects ranging from beginner to advanced levels, documenting my learning journey in digital design and hardware development.

    Verilog

  4. Fall_detection_using_CNN Fall_detection_using_CNN Public

    Verilog

  5. UART-protocol-using-verilog UART-protocol-using-verilog Public

    Implementation of UART protocol using verilog on Nexys A7 100T FGPA board

    Verilog

  6. riscv-single-cycle-processor riscv-single-cycle-processor Public

    Forked from sabarishmohanjs/riscv-single-cycle-processor

    RISCV_Single_Cycle_Processor

    Verilog